# LW-01. DIGITAL SIGNALS LINE & BLOCK CODING SCHEMES

# 1. LAB TARGET

Understand the coding schemes for digital signals. Get the experience of coding signals.

# 2. LAB ASSIGNMENT

2.1. CREATE AN INDIVIDUAL VARIANT OF THE ORIGINAL DATA.

a) Write your surname in the letters of the English alphabet. Must be at least 5 letters, if not enough, then add the required number of letters from the name. *For example, for Li Yuriy there will be LIYUR.* 

b) Replace the first 5 letters with their ordinal numbers in the alphabet, writing the numbers as two-digit decimal numbers (with leading zero). *For example, 12 09 25 21 18.* 

c) Translate each decimal two-digit number into a binary 5-bit number (with leading zero) and remove last bit.

### For example, 01100 01001 11001 10101 1001<mark>0</mark>.

d) The resulting sequence of 24 bits is your version of the original sequence for encoding (the original data).

### For example, original signal: 01100010011100110101001.

2.2. CREATE LINE CODING SCHEMES DIAGRAMS.

Create 10 diagrams illustrating various line, scrambling and block coding schemes for your original data sequence.

- 2.2.1. NRZ-I. Polar Coding None-Return-to-Zero Inverse.
- 2.2.2. NRZ-M. Polar coding None-Return-to-Zero Mark.
- 2.2.3. Biphase-I. Manchester coding by standard IEEE 802.3.
- 2.2.4. RZ-3. Three-level encoding with a Return-to-Zero.
- 2.2.5. AMI. Bipolar code Alternate Mark Inversion.
- 2.2.6. MLT-3. Multi Level Transmit 3.
- 2.2.7. 2B/1Q. Four-level coding Two-Binary / One-Quaternary.
- 2.2.8. B8ZS Bipolar with 8-Zeros Substitution (scrambling code).
- 2.2.9. HDB3 High-Density-Bipolar 3-Zeros (scrambling code).
- 2.2.10. 4B/5B. Block redundancy code.

# 3. Report

## 3.1. REPORT BLANK.

For graphical representation of diagrams, it is recommended to use a spreadsheet grid MS Excel (look Report Blank). All 10 lab assignment to one spreadsheet.

tudent Name Surname	Student ID	Date										
Valentin Kim	gr.3461	20.10.2019								_		
						1	,	1	1	0	1	0
					,	1	,		1		-	- ů
.1. Create an individual	variant of the origina	ıl signal										
) Kim Valentin = KIMVA												
) 11 09 13 22 01												
:) 01011 01001 01101 1												
) 01011010010110110	1100000											
2. Consta 10 discommend	Ilustrating sarious					+						
2.2. Create 10 diagrams i	-											
line coding schemes for y	our onginal signal.											
2.2.1. NRZ-I				0	)	1	)	1	1	0	1	0
										_		
Polar Coding Non-Return-to-Zero	oInverse								-			┢╾┾╼
forces a low level;												
) forces a high level.												
						<u></u>					┝╍┿╍	╇┿┿
2.2.2. NRZ-M				0	)	1	)	1	1	0	1	0
Polar Coding Non-Return-to-Zero	Mark											
forces a transition;												
does nothing (keeps sending th	e previous level).											
A Diskasa I			<b>L</b>						_			
:) Biphase-l				0	,	1	)	1	1	0	1	0
Manchester Coding by Standard	IEEE 802.3											
ach tact is divided into two parts										<b>_</b>	┢╋╋	┿┻╋╸
"wo consecutive bits of the same I forces a positive transition in the		e beginning of a bit perioa.										
forces a negative transition in th	ne middle of the bit (down)											
i) RZ-3						1	)	1	1	0	1	0
2) N2-5					,		, ,	-	-	<u> </u>	-	- ů
hree Level Encoding with a Retu	Irn-to-Zero											
The transition to the zero level oo I forces a positive pulse,	curs in the middle of the bit:								-	_	┝╾╃╼╸	╈╼╈╼
forces a negative pulse.						+			- E			
									+			
e) AMI				0	_	1	)	1	1	0	1	0

This example is not full!

# 3.2. GRADUATION.

Grade on 10 points: correctly formed initial sequence and correctly made of all 10 variants of coding schemes.


# 4. LAB GUIDELINES


## 4.1. THEORETICAL BASIS.

Each line code has advantages and disadvantages.

The particular line code used is chosen to meet one or more of the following criteria:


- Minimize transmission hardware;
- Facilitate synchronization;
- · Ease error detection and correction;
- Minimize spectral content;
- Eliminate a DC component.





Some of the more common binary line codes include: Read more <u>https://en.wikipedia.org/wiki/Line\_code</u>.

Shem	Comments									
	Non return to zero level - is the standard positive logic signal format used in digital									
NRZ–L	circuits.									
INFXZ-L	1 forces a high level									
	0 forces a low level									
	Non return to zero level inverse. This is the inverse variant NRZ-L.									
NRZ–I	1 forces a low level									
	0 forces a high level									
	Non return to zero mark									
NRZ–M	1 forces a transition									
	0 does nothing (keeps sending the previous level)									
	Non return to zero space									
NRZ–S	1 does nothing (keeps sending the previous level)									
	0 forces a transition									
	Return to zero									
RZ	1 goes high for half the bit period and returns to low									
	0 stays low for the entire period									
	Manchester as per G.E. Thomas. Two consecutive bits of the same type force a									
Biphase-L	transition at the beginning of a bit period.									
Dipitase-L	1 forces a negative transition in the middle of the bit									
	0 forces a positive transition in the middle of the bit									
	Manchester (inverse) IEEE 802.3. Two consecutive bits of the same type force a									
Biphase-I	transition at the beginning of a bit period.									
Dipitase-i	1 forces a positive transition in the middle of the bit									
	0 forces a negative transition in the middle of the bit									
	Variant of Differential Manchester. There is always a transition halfway between the									
Biphase–M	conditioned transitions.									
Dipliase M	1 forces a transition									
	0 keeps level constant									
	Differential Manchester used in Token Ring. There is always a transition halfway									
Biphase–S	between the conditioned transitions.									
Bipliade e	1 keeps level constant									
	0 forces a transition									
	The positive and negative pulses alternate.									
Bipolar	1 forces a positive or negative pulse for half the bit period									
	0 keeps a zero level during bit period									
<b>D7</b> C	Return to zero 3 Level									
RZ-3	1 forces a positive pulse for half the bit period									
	0 forces a negative pulse for half the bit period									
	AMI - Alternate Mark Inversion. The positive and negative pulses alternate.									
AMI	1 forces a positive or negative pulse for the bit period									
	0 keeps a zero level during bit period									
	MLT-3 - Multi Level Transmit 3									
MLT-3	1 forces a transition to next level									
	0 does nothing (keeps sending the previous level)									
	2B1Q - two-binary, one-quaternary. Transmits a pair of bits in one clock interval.									
2B1Q	Each possible pair of signals has its own level of four possible levels of potential:									
	00 this is -U; 01 this is -U/2; 11 this is +U/2; 10 this is +U.									



## 4.2. RECOMMENDATIONS FOR CREATING DIAGRAMS OF LINEAR CODES SCHEMES.

4.2.1. NRZ-I. Polar coding None-Return-to-Zero Inverse.			
1 forces a low level 0 forces a high level	0 1 0 0 1 1 0 0 1 1 0		
4.2.2. NRZ-M. Polar coding None-Return-to-Zero Mark.			
1 forces a transition 0 does nothing (keeps sending the previous level)			
4.2.3. Biphase-I. Manchester coding by standard IEEE 802.3.	·		
Each tact is divided into two parts. Two or more consecutive bits of the same type force a transition at the beginning of a bit period. 1 forces a positive transition in the middle of the bit (up) 0 forces a negative transition in the middle of the bit (down)	0   1   0   0   1   1   0   0   1   1   0     1   1   1   1   1   1   0   0   1   1   0     1   1   1   1   1   1   0   0   1   1   0     1   1   1   1   1   1   1   1   1   1   1   0     1   1   1   1   1   1   1   1   1   1   1   1   0   1   1   0   1   1   0   1   1   0   1   1   0   1   1   0   1   1   0   1   1   0   1   1   0   1   1   0   1   1   0   1   1   0   1   1   0   1   1   0   1   1   0   1   1   0   1   1   0   1   1   0   1   1   1   1   1   1		
4.2.4. RZ-3. Three-level coding with a Return-to-Zero.			
The transition to the zero level occurs in the middle of the bit: 1 forces a positive pulse, 0 forces a negative pulse.	0-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1		
1 forces a transition     0 does nothing (keeps sending the previous level)     4.2.3. Biphase-I. Manchester coding by standard IEEE 802.3.     Each tact is divided into two parts.     Two or more consecutive bits of the same type force a transition at the beginning of a bit period.     1 forces a positive transition in the middle of the bit (up)     0 forces a negative transition in the middle of the bit (down)     4.2.4. RZ-3. Three-level coding with a Return-to-Zero.     The transition to the zero level occurs in the middle of the bit:     1 forces a negative pulse.     0 forces a negative pulse.     0 forces a negative pulse.     1 to o o o to o o o o to o o to o o to o o to o o o to o to o o to			
The AMI code uses the following bit representations: 1 are represented alternately by the values -U or + U (B), 0 is represented by zero voltage (0 V).	0   1   0   0   1   1   0   0   1   1   0		
4.2.6. MLT-3. Multi Level Transmit – 3.	1		
MLT-3 similar to the NRZ-M code, but has three signal levels. 1 corresponds to a transition from one signal level to another, and the signal level change takes place sequentially taking into account the previous transition; 0 the signal does not change.			
4.2.7. 2B/1Q. Four-level coding Two-Binary / One-Quaternary.			
Transmits a pair of bits in one clock interval. Each possible pair of signals has its own level of four possible levels of potential: 00 this is -U; 01 this is -U/2; 11 this is +U/2; 10 this is +U.			

### 4.2.8. B8ZS - Bipolar with 8-Zeros Substitution (scrambling code).

**Note for You.** If your original sequence does not have eight zero's in a row, then replace the bits from 10 to 17 with 0's and perform B8ZS encoding. For example, this


011000100<del>11100110</del>10110010

replace to it

011000100**0000000**10110010


**B8ZS** used in North American T1. The B8ZS code is designed so that its DC component is zero for any sequence of binary digits. Read more <u>https://en.wikipedia.org/wiki/Modified\_AMI\_code</u>

**B8ZS** – this is modified AMI code, replaces each string of 8 consecutive zero's with the special pattern "000VB0VB" depending on the polarity of the preceding mark, where V=BipolarViolation, B=ValidBipolarSignal



As a result, at 8 clock cycles, the receiver observes 2 violations (V..V) - it is considered unlikely that the noise on the transmission line made this. Therefore, the receiver considers such violations to be encoded with 8 consecutive zeros and, after reception, replaces them with the original 8 zeros.





© Yuriy Shamshin, 2025

### 4.2.9. HDB3 - High-Density-Bipolar 3-Zeros (scrambling code).

**Note for You.** If in your original sequence there were no four zeros in a row 2 times, then replace bits from 5 to 8 and from 14 to 17 with 0's and perform HDB3 encoding. For example, this


0110<mark>0010</mark>01110<mark>0110</mark>1011001

replace to it

011000000111000001011001

**HDB3** used in European E-carrier 1,2,3. The HDB3 code is designed so that its DC component is zero for any sequence of binary digits. Read more <u>https://en.wikipedia.org/wiki/Modified\_AMI\_code</u>

**HDB3** – this is modified AMI code, replaces each string of 4 consecutive zero's with the two special patterns "B00V" or "000V", where V=BipolarViolation, B=ValidBipolarSignal



Rules for generating HDB3 code:


1. Every four zeros are replaced by four signals in which there is one signal V, which violates the polarity.

2. To suppress the DC component, the polarity of the V signal alternates with successive replacements.

3. Two samples of 4-bit codes are used for replacement:

a) if source code contained odd number of 1's before the replacement, then sequence 000V is used;b) if the number of 1's was even, the sequence B00V is used.

#### Example 1:



v

R

### 4.2.10. 4B/5B. Block Redundancy code 4 bit to 5 bit.

Read more https://en.wikipedia.org/wiki/4B5B

Redundant codes are based on dividing the original sequence of bits into chunks, which are called symbols. Then, each source symbol is replaced with a new one, which has more bits than the original.

For example, a 4B/5B block code (used in FDDI and Fast Ethernet technologies) replaces the original 4-bit characters with 5-bit characters.

Since the resulting symbols contain redundant bits, the total number of bit combinations in them is greater than in the original ones. So, in the 4B/5B code, the resulting characters can contain  $2^5 = 32$  code words, while the source characters can only contain  $2^4 = 16$ , so the number of redundant code words is 32-16 = 16.

Therefore, in the resulting code, one can select 16 such combinations that do not contain a large number of zeros, and consider the rest as prohibited codes (code violation).

The correspondence of the source and resulting codes 4B/5B is presented below

Data Cod	les	Control and Invalid Codes						
4B Code	5B Symbol	4B Code	58 Symbol					
0000	11110	idle	11111					
0001	01001	start of stream	11000					
0010	10100	start of stream	10001					
0011	10101	end of stream	01101					
0100	01010	end of stream	00111					
0101	01011	transmit error	00111					
0110	01110	invalid	00000					
0111	01111	invalid	00001					
1000	10010	invalid	00010					
1001	10011	invalid	00011					
1010	10110	invalid	00100					
1011	10111	invalid	00101					
1100	11010	invalid	00110					
1101	11011	invalid	01000					
1110	11100	invalid	10000					
1111	11101	invalid	11001					

In addition to eliminating the constant component and imparting self-synchronization properties to the code, redundant codes allow the receiver to recognize distorted bits. If the receiver receives a forbidden code, it means that a signal distortion has occurred on the line.

And also, redundant codes allow you to transmit control commands.

The 4B / 5B code is then transmitted over the line using physical encoding according to one of the potential encoding methods, sensitive only to long sequences of zeros, for example, AMI.

5-bit 4B / 5V code symbols ensure that no combination of more than three consecutive zeros can occur on any line.

#### Example.

4B   1   0   1   0   0   1   0   1   1   0   1   1   0   1   1   0   1   1   0   1   1   0   1   1   0   1   1   0   1   1   0   1   1   0   1   1   0   1   1   0   0   1   0   1   1   0   1   1   0   1   1   0   1   1   0   1   1   0   1   1   0   1   1   0   1   1   0   1   1   0																										
5B 1 0 1 1 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1	4B	1	0	1	1		0	1	0	0		1	0	1	1		0	1	1	0		1	1	0	0	
	5B	1	0	1	1	1	0	1	0	1	0	1	0	1	1	1	0	1	1	1	0	1	1	0	1	0